ASIC Front-end Design engineer at Hpe
Who can apply
The employer hasn’t stated batch, branch or CGPA requirements for this role. Upload your résumé to see how well you match.
About this role
ASIC Front-end Design engineer This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE. Job Description: What you'll do: We are looking to hire sharp ASIC Design Engineer with excellent communication and leadership skills. You will be part of a fast paced team responsible for delivering high-speed ASICs for large, complex systems. You will have a significant opportunity to interact with system design teams across geographies. Open communications, empowerment, innovation, teamwork and customer success are the foundations of the team with "pay for performance" culture. Thus, you set your own limits for learning, achievements and rewards. Responsibilities: Define and architect high-performance blocks for the latest, most advanced networking ASICs Perform micro-architecture and logic design to deliver maximum throughput, while using minimum power Collaborate with the verification team in the development of the testplan and assist in debugging test failures Collaborate with the physical design team to develop timing constraints, analyze timing violations, and perform timing fixes What you need to bring: Strong Verilog RTL coding skills Knowledge of Synopsys Design Compiler, Verplex LEC, and Spyglass is desirable Experience design
Questions freshers ask
Is this role open to freshers?
Hpe hasn't stated an experience requirement for this role. Umbrix only lists roles that are fresher-eligible or leave experience unstated, so it's worth applying and letting the employer decide.
Does applying cost anything?
No. Applying is free, and it always should be. Umbrix runs every listing through a scam filter before publishing it, and any posting that asks for a registration fee, a security deposit or a training charge is rejected outright. If this employer asks you for money at any stage, that is a scam — stop and report it.
Where does this listing come from?
This posting was collected from Hpe's own careers listing or a licensed job feed, checked by our scam filter, and re-verified on each ingest run. The Apply button sends you to the original posting — Umbrix never sits between you and the employer.
Is this job still open?
Umbrix re-checks every listing against its source on a schedule and closes any posting that disappears. This it & software role was still live at the last check. If the employer's page says otherwise, it closed since then.